Normal view
MARC view
Logic design Data processing. (Topical Term)
Machine generated authority record.
Work cat.: (OSt)584: Bhasker, Jayaram. 724, Verilog HDL synthesis :, 1998.